is there a simulator file for the sdram used on mister?

https://github.com/MiSTer-devel/Main_MiSTer/wiki

Moderators: Mug UK, Zorro 2, spiny, Greenious, Sorgelig, Moderator Team

SKuRGe911
Atarian
Atarian
Posts: 4
Joined: Wed Oct 11, 2017 4:43 am

is there a simulator file for the sdram used on mister?

Postby SKuRGe911 » Wed Sep 19, 2018 1:12 am

Just wondering if there was a verilog or VHDL simulator file for the sdram board on the MiSTer. I have one for the ram used in the mist. could this be used in its place if there is none? cause they seem to have the same basic commands bitwise.

Sorgelig
Fuji Shaped Bastard
Fuji Shaped Bastard
Posts: 2618
Joined: Mon Dec 14, 2015 10:51 am
Location: Russia/Taiwan

Re: is there a simulator file for the sdram used on mister?

Postby Sorgelig » Wed Sep 19, 2018 1:28 am

All SDRAM 256Mbit chips are the same. so, you can use any.
MiSTer is more sensitive to SDRAM signal timings, but if you will use SDC file from one of existing cores then it should work fine.


Return to “MiSTer”

Who is online

Users browsing this forum: berighteous and 3 guests