Introducing the VeriSNES (FPGA-based SNES)

Area for discussing ST(E) clones

Moderators: Mug UK, Zorro 2, Greenious, spiny, Moderator Team

wsoltys
Atari freak
Atari freak
Posts: 73
Joined: Wed Mar 19, 2014 9:11 pm
Contact:

Introducing the VeriSNES (FPGA-based SNES)

Postby wsoltys » Wed Dec 28, 2016 3:51 pm

Not really MiST related but worth reading. Its not done yet and the guy didn't decided yet to make it public available.

http://forums.nesdev.com/viewtopic.php?f=12&t=15143

foft
Atari User
Atari User
Posts: 38
Joined: Fri Mar 14, 2014 6:19 pm

Re: Introducing the VeriSNES (FPGA-based SNES)

Postby foft » Sat Dec 31, 2016 10:34 am

Wow, exciting. I hope he makes it public so it can be ported. I'm particularly interested in his 65816 work for use in the Atari XL core. There are now a couple of others but from what he says this looks more complete.

Sorgelig
Captain Atari
Captain Atari
Posts: 452
Joined: Mon Dec 14, 2015 10:51 am
Location: Russia/Taiwan

Re: Introducing the VeriSNES (FPGA-based SNES)

Postby Sorgelig » Sat Dec 31, 2016 8:32 pm

Or may be Till can contact him and make some deal.

User avatar
MasterOfGizmo
Atari God
Atari God
Posts: 1026
Joined: Fri Feb 08, 2013 12:15 pm
Contact:

Re: Introducing the VeriSNES (FPGA-based SNES)

Postby MasterOfGizmo » Tue Jan 31, 2017 12:57 pm

Sorgelig wrote:Or may be Till can contact him and make some deal.


How can this guy be contacted? I don't see an email or similar. I once left a comment under one of his videos but that's all.

It would probably be worth asking him if he intends to release the code someday. I already was in contact with a japanese guy who has a working snes core. He told me that he'd release his code once someone else also releases a SNES core. So this release may actually give us two cores at once :-)

Also these cores running on the terasic de1/de2 may be making use of the fact that these have two ram chips and one flash rom chip. The MIST only sports on ram chip and thus has less memory bandwidth. That's the main hurdle for the Genesis core as well.

Anyway. If this guy intends to release his code to the public i am sure there''s a free MIST waiting for him somewhere ... but that only makes sense if he's at least considering to release anything.
MIST board, FPGA based Atari STE and more: https://github.com/mist-devel/mist-board/wiki

User avatar
xc8
Captain Atari
Captain Atari
Posts: 183
Joined: Mon Aug 11, 2008 5:23 pm
Location: B'ham, UK

Re: Introducing the VeriSNES (FPGA-based SNES)

Postby xc8 » Wed Feb 01, 2017 1:57 pm

MasterOfGizmo wrote:
Sorgelig wrote:Or may be Till can contact him and make some deal.


How can this guy be contacted? I don't see an email or similar. I once left a comment under one of his videos but that's all.
.


maybe this? http://opencores.org/acc,view,jwdonal

User avatar
Newsdee
Atari Super Hero
Atari Super Hero
Posts: 843
Joined: Fri Sep 19, 2014 8:40 am

Re: Introducing the VeriSNES (FPGA-based SNES)

Postby Newsdee » Sun Feb 26, 2017 3:08 am

Looks like this is still active, he posted a video of mode7 recently:
https://www.youtube.com/watch?v=c8r58jA ... e=youtu.be


Social Media

     

Return to “ST(E) Clones (Suska / MiST)”

Who is online

Users browsing this forum: No registered users and 1 guest