The DFF that generates the signals in this case, it is some sort of combination of a DFF and an RS async latch, rather unusual. If both async signals are asserted at the same, both outputs are asserted. In that case the mux would OR both inputs. But the async reset is asserted only during hardware ...